## AN6591FJM

## Transmission / reception, single chip PLL IC for PHS, cordless telephone

## Overview

AN6591FJM is a single chip IC optimum for PHS, and a quadrature modulator, reception IF and PLL are integrated in it.

As this IC is housed in a QFN package (quad flat nonleaded PKG), realization of compact equipment through this super-small package is possible.

## Features

- Transmission and reception PLL block on a single chip
- Transmission block: A quadrature modulator, a phase shifter APC (auto power control) and an up-converter
- Reception block: A down-mixer (to 300 MHz ), an IF amplifier and an RSSI circuit
- PLL block: PLLs for 1st and 2nd local oscillators.
- $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ small package


## Applications

- PHS, digital cordless telephone, etc.


QFN044-P-0606A (Lead-free package)

Application Circuit Example


Pin Descriptions

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | RXMXIN | RX mix. in | 23 | N.C. | - |
| 2 | RXLOIN | RX local in | 24 | N.C. | - |
| 3 | $\mathrm{V}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC}}$ mix. | 25 | N.C. | - |
| 4 | MXO | Mix. out | 26 | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ 2nd CMOS |
| 5 | LMDEC1 | Lim. decouple1 | 27 | CP2 | 2 nd charge pump out |
| 6 | LMIN | Lim. in | 28 | PSIF | 2 nd power save in |
| 7 | LMDEC2 | Lim. decouple2 | 29 | PSRF | 1st power save in |
| 8 | $\mathrm{V}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\mathrm{CC}} \mathrm{lim}$. | 30 | Ref. | Reference in |
| 9 | LMO | Lim. out | 31 | LD | Lock detect out |
| 10 | TXLO2 | TX local2 in | 32 | Clock | Clock in |
| 11 | RSO | RSSI out | 33 | Data | Serial data in |
| 12 | GND | GND | 34 | STROBE | Strobe in |
| 13 | Q-in | Q-input | 35 | GND | GND 1st / 2nd CMOS |
| 14 | $\overline{\mathrm{Q}}$-in | $\overline{\mathrm{Q}}$-input | 36 | CP1 | 1st charge pump out |
| 15 | I-in | I-input | 37 | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {CC }} 1$ st CMOS |
| 16 | $\overline{\mathrm{I}}$-in | $\overline{\mathrm{I}}$-input | 38 | RFIN | 1st prescaler in |
| 17 | $\mathrm{V}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\text {CC }}$ TX mod. | 39 | TXLO1 | TX local 1 |
| 18 | GNDM | GND TX mod. | 40 | TXLO1R | TX local 1ref. |
| 19 | IFIN | 2nd prescaler in | 41 | APC / BS | APC / BS |
| 20 | N.C. | - | 42 | $\mathrm{V}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\text {CC }}$ TX out |
| 21 | GND2 | GND 2nd CMOS | 43 | TXO | TX output |
| 22 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}} 1$ st 2nd BIP | 44 | GNDO | GND TX out |

- Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 3.5 | V |
|  | $\mathrm{~V}_{\mathrm{CC} 1}$ |  | ma |
| Supply current ${ }^{* 2}$ | $\mathrm{~V}_{\mathrm{CC} 2}$ | 54 | mA |
| Power dissipation ${ }^{* 2}$ | $\mathrm{I}_{\mathrm{CC}}$ | 194 | mW |
| Operating ambient temperature ${ }^{* 1}$ | $\mathrm{~T}_{\mathrm{opr}}$ | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature ${ }^{* 1}$ | $\mathrm{~T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note) $* 1$ : Except for the operating ambient temperature and storage temperature, all ratings are for $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$.
*2: The above power dissipation $\mathrm{P}_{\mathrm{D}}$ shows the power dissipation of the package without heat sink. Refer to " $\square$ Technical Data" when mounting this IC to a PCB and check that the IC will operate within the package power dissipation range.
■ Recommended Operating Range

| Parameter | Symbol | Range | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC} 1}$, | 2.7 to 3.3 | V |
|  | $\mathrm{~V}_{\mathrm{CC} 2}$ |  |  |

Electrical Characteristics at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test circuit | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption (reception) | $\mathrm{I}_{\text {CCRX }}$ | 2 | No signal input | - | 5.3 | 6.8 | mA |
| Mix. conversion gain | $\mathrm{G}_{\mathrm{MX}}$ | 1 | $\mathrm{V}_{\mathrm{MI}}=70 \mathrm{~dB} \mu$ Filter loss excluded. | 13 | 16 | 19 | dB |
| Mix. max. output level | $\mathrm{V}_{\mathrm{MX}}$ | 1 | $\mathrm{V}_{\mathrm{MI}}=105 \mathrm{~dB} \mu$ Filter loss excluded. | 105 | 110 | - | dB $\mu$ |
| Lim. voltage gain | $\mathrm{G}_{\text {LM }}$ | 1 | $\mathrm{V}_{\mathrm{MI}}=20 \mathrm{~dB} \mu$ | 63 | 68 | 73 | dB |
| Lim. max. output amplitude | $\mathrm{V}_{\text {LM }}$ | 1 | $\mathrm{V}_{\mathrm{LI}}=80 \mathrm{~dB} \mu$ | 350 | 400 | - | mV [p-p] |
| RSSI output voltage (1) | $\mathrm{V}_{\mathrm{S}}(1)$ | 1 | $\mathrm{V}_{\mathrm{LI}}$ : No signal input | 0 | 0.2 | 0.5 | V |
| RSSI output voltage (2) | $\mathrm{V}_{\mathrm{S}}(2)$ | 1 | $\mathrm{V}_{\mathrm{LI}}=115 \mathrm{~dB} \mu$ | 1.60 | 1.80 | - | V |
| Change in RSSI output | $\mathrm{D}_{\text {S }}$ | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}\left(\mathrm{~V}_{\text {IS }}\right)=\mathrm{V}_{\mathrm{S}}(1)+0.15 \mathrm{~V} \\ & \mathrm{D}_{\mathrm{S}}(1)=\mathrm{V}_{\mathrm{S}}\left(\mathrm{~V}_{\text {IS }}+65 \mathrm{~dB} \mu\right)-\mathrm{V}_{\mathrm{S}}\left(\mathrm{~V}_{\text {IS }}\right) \end{aligned}$ | 1.0 | 1.25 | 1.5 | V |
| Gradient of RSSI output | $\Delta \mathrm{D}_{\mathrm{S}(\mathrm{n})}$ | 1 | $\begin{aligned} & \Delta \mathrm{D}_{\mathrm{S}}(\mathrm{n})=5\left(\mathrm{~V}_{\mathrm{S}}\left(\mathrm{~V}_{\text {IS }}+\mathrm{n} 13 \mathrm{~dB} \mu\right)-\right. \\ & \left.\mathrm{V}_{\mathrm{S}}\left(\mathrm{~V}_{\text {IS }}+(\mathrm{n}-1) 13 \mathrm{~dB} \mu\right)\right) / \mathrm{D}_{\mathrm{S}}(1) \\ & \mathrm{n}=1 \text { to } 5 \end{aligned}$ | 0.75 | 1.0 | 1.25 | - |
| Current consumption (transmission) | $\mathrm{I}_{\text {CCTX }}$ | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.75 \mathrm{~V} \end{aligned}$ | - | 28 | 37 | mA |
| Sleep current in transmission | ISL | 2 | No signal input, $\mathrm{V}_{\mathrm{APC}}=0 \mathrm{~V}$ | - | 0 | 10 | $\mu \mathrm{A}$ |
| Transmission output level 1 * | P01 | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1660 \mathrm{MHz},-10 \mathrm{dBm}, \mathrm{~V}_{\mathrm{APC}}=2.2 \mathrm{~V} \end{aligned}$ | -13 | -9 | - | dBm |
| Transmission output level 2 * | P02 | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1687 \mathrm{MHz},-10 \mathrm{dBm}, \mathrm{~V}_{\mathrm{APC}}=2.2 \mathrm{~V} \end{aligned}$ | -13 | -9 | - | dBm |
| Image leakage suppression | IL1 | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.75 \mathrm{~V}, \mathrm{I} / \mathrm{Q}: \text { No level adjusted } \end{aligned}$ | - | -35 | -30 | dBc |
| $\mathrm{f}_{\mathrm{LO} 1}+\mathrm{f}_{\mathrm{LO} 2}$ <br> leakage suppression | CL | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.75 \mathrm{~V}, \mathrm{I} / \mathrm{Q}: \mathrm{DC} \text { offset adjusted } \end{aligned}$ | - | -35 | -30 | dBc |
| Proximity spurious suppression | DU | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \end{aligned}$ <br> Make $\mathrm{V}_{\mathrm{APC}}$ adjustments so that the Po value will be -13 dBm . | - | -55 | -51 | dBc |

Note) 1. Unless otherwise specified, at reception: $\mathrm{V}_{\mathrm{CC} 2}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LO} 3}=-10 \mathrm{dBm}, \mathrm{f}=233.15 \mathrm{MHz}, \mathrm{V}_{\mathrm{MI}}: \mathrm{f}=243.95 \mathrm{MHz}, \mathrm{SW1}=\mathrm{a}$, $\mathrm{V}_{\mathrm{LI}}: \mathrm{f}=10.8 \mathrm{MHz}$ (The input level of pin 6, except the signal attenuation at the matching circuit and filter circuit.) The $\mathrm{V}_{\mathrm{MO}}$ and $\mathrm{V}_{\mathrm{LO}}$ values are at high impedance. ( $\mathrm{V}_{\mathrm{LM}}$ shall be measured at probe load conditions of 27 pF and $1 \mathrm{M} \Omega$.)
2. The $\mathrm{V}_{\text {IS }}$ is the input level $\mathrm{V}_{\mathrm{LI}}$ where the RSSI output voltage is $\mathrm{V}_{\mathrm{S}}(1)+0.15 \mathrm{~V}$. At transmission: $\mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V}, \mathrm{I} / \mathrm{Q}$ signal amplitude: $0.5 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ in both phases, DC bias: 1.5 V , SW1: a
$\mathrm{I}_{\mathrm{CCTX}}$, IL1, CL: $\pi / 4$ QPSK-modulated wave, P01, P02, DU: PN9-level-modulated wave
I / Q signal input condition: Make an amplitude adjustment of $\pi / 4$ QPSK modulation signal 0000 to $0.5 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ with an oscilloscope and change the signal wave to a PN9-level continuous wave.
Spectrum analyzer setting conditions for transmission output level measurement: $\operatorname{SPAN}=2 \mathrm{MHz}, \mathrm{RBW}=3 \mathrm{MHz}, \mathrm{VBW}=$ 3 MHz, SWPT $=5 \mathrm{~s}$ Det.: Pose. peak
*: P01 output frequency: $1893.15 \mathrm{MHz}, \mathrm{P} 02$ output frequency: 1920.15 MHz

Electrical Characteristics at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)

| Parameter | Symbol | Test <br> circuit | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Current consumption 1 (PLL) | $\mathrm{I}_{\mathrm{CC} 1}$ | 1 | 1st PLL and 2nd PLL blocks are <br> simultaneously turned on. | 3.7 | 5.4 | 7.0 | mA |
| Current consumption 2 (PLL) | $\mathrm{I}_{\mathrm{CC} 2}$ | 1 | 1st PLL block is turned on while the <br> 2nd PLL block is turned off. | 3.0 | 4.4 | 5.7 | mA |
| Current consumption 3 (PLL) | $\mathrm{I}_{\mathrm{CC} 3}$ | 1 | 1st PLL block is turned off while the <br> 2nd PLL block is turned on. | 1.2 | 1.7 | 2.2 | mA |
| Current consumption 4 (PLL) | $\mathrm{I}_{\mathrm{CC} 4}$ | 1 | Power save mode | - | 0 | 10 | $\mu \mathrm{~A}$ |
| 1st RF input level | $\mathrm{V}_{\text {RFIN }}$ | 1 | $\mathrm{f}_{\text {RFIN }}=1500 \mathrm{MHz}$ to 1800 MHz | -15 | - | -2 | dBm |
| 2nd IF input level | $\mathrm{V}_{\text {IFIN }}$ | 1 | $\mathrm{f}_{\text {IFIN }}=120 \mathrm{MHz}$ to 300 MHz | -10 | - | +6 | dBm |
| Reference signal input level | $\mathrm{V}_{\text {REFIN }}$ | 1 | $\mathrm{f}_{\text {REFIN }}=10 \mathrm{MHz}$ to 25 MHz | 0.2 | - | 1.2 | $\mathrm{~V}[\mathrm{p}-\mathrm{p}]$ |

Note) Unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}$ is 3.0 V and reference signal input level $\mathrm{V}_{\text {REFIN }}$ is $0.6 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ at $\mathrm{f}_{\text {REFIN }}=19.2 \mathrm{MHz}$.

## - Design reference data

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

| Parameter | Symbol | Test circuit | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1st local leakage suppression | CL1 | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.75 \mathrm{~V} \end{aligned}$ | - | -25 | -20 | dBc |
| 2nd local leakage suppression | CL2 | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.75 \mathrm{~V} \end{aligned}$ | - | -15 | -10 | dBc |
| In-band output level deviation | $\|\Delta \mathrm{P}\|$ | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1660 \mathrm{MHz} \text { to } 1687 \mathrm{MHz}, \\ & -10 \mathrm{dBm}, \mathrm{~V}_{\mathrm{APC}}=2.2 \mathrm{~V} \end{aligned}$ | - | - | 1.0 | dB |
| Adjacent channel leakage power suppression ( 600 kHz detuning) | BL1 | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.75 \mathrm{~V} \end{aligned}$ | - | -60 | - | dBc |
| Modulation accuracy | EVM | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.2 \mathrm{~V} \end{aligned}$ | - | 3 | 5 | \%[rms] |
| Min. output level | Pmin | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=1.0 \mathrm{~V} \end{aligned}$ | - | -30 | -25 | dBm |
| $\mathrm{RF}+233.15 \mathrm{MHz}$ <br> leakage suppression | IIL | 1 | $\begin{aligned} & \mathrm{Lo} 1=233.15 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{Lo} 2=1672.5 \mathrm{MHz},-10 \mathrm{dBm} \\ & \mathrm{~V}_{\mathrm{APC}}=2.75 \mathrm{~V} \end{aligned}$ | - | -36 | - | dBc |
| Mixer output resistance | Rmix | 2 | No signal input | - | 330 | - | $\Omega$ |

Note) Unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3.0 \mathrm{~V}$
I / Q signal: $0.5 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ in both phases, DC bias: 1.5 V
CL1, CL2, $|\Delta \mathrm{P}|$, BL1, EVM, Pmin, IIL : PN9-level modulated wave.

Electrical Characteristics at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)

- Design reference data (continued)

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

| Parameter | Symbol | Test circuit | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2 |  | 2.4 | - | - | V |
| Low-level input voltage | $\mathrm{V}_{\text {IL }}$ | 2 |  | - | - | 0.6 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2 |  | 2.4 | - | - | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }}$ | 2 |  | - | - | 0.6 | V |
| High-level input current 1 | $\mathrm{I}_{\mathrm{IHI}}$ | 2 | $\mathrm{V}_{\mathrm{IH}}$ of 3.0 V applied | - | 0 | 10 | $\mu \mathrm{A}$ |
| Low-level input current 1 | $\mathrm{I}_{\text {IL1 }}$ | 2 | $\mathrm{V}_{\text {IL }}$ of 0 V applied | - | 0 | 10 | $\mu \mathrm{A}$ |
| High-level input current 2 | $\mathrm{I}_{\mathrm{IH} 2}$ | 2 | $\mathrm{V}_{\mathrm{IH}}$ of 3.0 V applied | - | 0 | 10 | $\mu \mathrm{A}$ |
| Low-level input current 2 | $\mathrm{I}_{\text {IL2 }}$ | 2 | $\mathrm{V}_{\text {IL }}$ of 0 V applied | - | 0 | 10 | $\mu \mathrm{A}$ |
| High-level output current $1 / 2$ (High power) | $\mathrm{I}_{\mathrm{OH} 1 \mathrm{H}, 2 \mathrm{H}}$ | 2 | High power with $\mathrm{V}_{\mathrm{OH}}$ of 2.4 V applied. | -3.2 | -2.6 | -1.9 | mA |
| Low-level output current $1 / 2$ (High power) | $\mathrm{I}_{\mathrm{OL} 1 \mathrm{H}, 2 \mathrm{H}}$ | 2 | High power with $\mathrm{V}_{\text {OL }}$ of 0.6 V applied. | 2.8 | 3.5 | 4.4 | mA |
| High-level output current $1 / 2$ (Low power) | $\mathrm{I}_{\text {OHIL,2L }}$ | 2 | Low power with $\mathrm{V}_{\mathrm{OH}}$ of 2.4 V applied. | -0.74 | -0.6 | -0.46 | mA |
| Low-level output current $1 / 2$ (Low power) | IOLIL,2L | 2 | Low power with $\mathrm{V}_{\text {OL }}$ of 0.6 V applied. | 0.53 | 0.7 | 0.87 | mA |
| Output leakage current | $\mathrm{I}_{\mathrm{OZ}}$ | 2 | $\mathrm{V}_{\text {OZ }}$ of $0 \mathrm{~V} / 3.0 \mathrm{~V}$ applied | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| High-level output current 3 | $\mathrm{I}_{\mathrm{OH} 3 \mathrm{~L}}$ | 2 | $\mathrm{V}_{\mathrm{OH}}$ of 2.4 V applied | -3.6 | -2.6 | -1.5 | mA |
| Low-level output current 3 | $\mathrm{I}_{\text {OL3L }}$ | 2 | $\mathrm{V}_{\text {OL }}$ of 0.6 V applied | 1.9 | 3.3 | 4.6 | mA |
| Lockup time (1st) | rockt1 | 1 | 1st PLL block and 2nd PLL block are simultaneously turned on for all channels with RX-to-TX and TX-to-RX burst. | - | - | 600 | $\mu \mathrm{s}$ |
| Lockup time (2nd) | rockt2 | 1 | 1st PLL block and 2nd PLL block are simultaneously turned on intermittently (during PS triggering) | - | - | 600 | $\mu \mathrm{s}$ |
| 1 st spurious $\pm 50 \mathrm{kHz}$ | Lspu1 | 1 | 1st PLL block and 2nd PLL block are simultaneously turned on. <br> L-channel to H-channel | - | - | -40 | dBc |
| 1st proximity C/N | Lspu2 | 1 | 1st PLL block and 2nd PLL block are simultaneously turned on. $\mathrm{df}=1 \mathrm{kHz}$, L-channel to H-channel | - | - | -70 | dBc / <br> Hz |
| 1st reference leakage | Lspu3 | 1 | 1st PLL block and 2nd PLL block are simultaneously turned on. $\mathrm{df}=600 \mathrm{kHz}, \mathrm{BW} 192 \mathrm{kHz}$ | - | - | -67 | dBc |

Note) Unless otherwise specified, $\mathrm{V}_{\text {CC }}$ is 3.0 V and reference signal input level $\mathrm{V}_{\text {REFIN }}$ is $0.6 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ at $\mathrm{f}_{\text {REFIN }}$ of 19.2 MHz .

Electrical Characteristics at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)

- Design reference data (continued)

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

| Parameter | Symbol | Test <br> circuit | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2nd reference leakage <br> $\pm 50 \mathrm{kHz}$ | Lspu4 | 1 | 1st PLL block and 2nd PLL block are <br> simultaneously turned on. <br> RW 1 kHz, VW 1 kHz | - | - | -40 | dBc |
| 2nd proximity C / N | Lspu5 | 1 | 1st PLL block and 2nd PLL block are <br> simultaneously turned on. <br> df $=1 \mathrm{kHz}$ | - | - | -76 | $\mathrm{dBc} /$ <br> Hz |

Note) Unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}$ is 3.0 V and reference signal input level $\mathrm{V}_{\text {REFIN }}$ is $0.6 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ at $\mathrm{f}_{\text {REFIN }}$ of 19.2 MHz .

## 1. Test circuit 1



Electrical Characteristics at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)
2. Test circuit 2


Terminal Equivalent Circuits

| Pin No. |
| :--- |
| 6 |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | $1 / \mathrm{O}$ |
| :---: | :---: | :---: | :---: |
| 10 | (42) <br> (10) $\underset{\rightarrow}{\frac{1}{4}} \underset{\pi}{\frac{1}{4}}$ | TXLO2: <br> Quadrature modulator local input pin | I |
| 11 |  | RSO: <br> RSSI output pin with DC output according to the input signal level of the limiter amplifier. | O |
| 12 | - | GNDR: Ground pin. | - |
| 13 |  | Q-in: <br> Q signal input pin with the following relationship between the input DC bias and amplitude. | I |
| 14 | (14) | $\overline{\mathrm{Q}}$-in: <br> $\overline{\mathrm{Q}}$ signal input pin with the following relationship between the input DC bias and amplitude. | I |
| 15 | (42) | I-in: <br> I signal input pin with the following relationship between the input DC bias and amplitude. | I |
| 16 | (16) | $\overline{\mathrm{I}}$-in: <br> $\overline{\mathrm{I}}$ signal input pin with the following relationship between the input DC bias and amplitude. | I |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | $1 / \mathrm{O}$ |
| :---: | :---: | :---: | :---: |
| 17 | - | $\mathrm{V}_{\mathrm{CC} 1}$ : <br> Pin to provide supply voltage to the quadrature modulator. The pin is connected to the built-in band gap regulator, thus providing stable bias voltage without being affected by $\mathrm{V}_{\mathrm{CC}}$ or temperature changes as much as possible. | I |
| 18 | - | GNDM: <br> Ground pin for the quadrature modulator. Keep the grounding surface wide to lower the impedance. | - |
| 19 |  | 2nd prescaler in: <br> 2nd PLL prescaler input pin. | I |
| 21 | - | GND 2nd CMOS: <br> Ground pin for the 2nd PLL. | - |
| 22 | - | $\mathrm{V}_{\mathrm{CC}}$ : Bip power supply pin for the PLL. | - |
| 26 | - | $\mathrm{V}_{\mathrm{CC}}$ : 2nd CMOS power supply pin for the PLL. | - |
| 27 |  | 2nd chargepump out: <br> 2nd PLL charge pump output pin. | O |
| $\begin{aligned} & 28 \\ & 29 \end{aligned}$ |  | 28: 2nd power save in: <br> 29: 1st power save in: <br> 2nd PLL and 1st PLL power save control input pins. | I |
| 30 |  | Reference in: <br> Reference signal input pin. | I |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | $1 / 0$ |
| :---: | :---: | :---: | :---: |
| 31 |  | Lock detect out: <br> Lock detection output pin. | O |
| 32 33 34 |  | 32: Clock in: <br> Clock input pin. <br> 33: Serial data in: Data input pin. <br> 34: Strobe in: Strobe input pin. | I |
| 35 | - | GND 1st / 2nd CMOS: <br> 1 st and 2nd PLL ground pin. | - |
| 36 |  | 1st charge pump out: <br> 1st PLL charge pump output pin. | O |
| 37 | - | $\mathrm{V}_{\mathrm{CC}}:$ <br> 1st PLL CMOS power supply pin. | - |
| 38 |  | 1st prescaler in: <br> 1st PLL prescaler input pin. | I |
| 39 | (42) | TX LO1: <br> Local input pin for the up-mixer. The use of an external balancer is recommended to apply balanced input. | I |
| 40 |  | TX LO1R: <br> Local input pin for the up-mixer. The use of an external balancer is recommended to apply balanced input. | I |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | $1 / 0$ |
| :---: | :---: | :---: | :---: |
| 41 |  | APC / BS: <br> Pin used for the battery save of the transmission circuit block and the power control of RF output. <br> The impedance is a minimum of $5 \mathrm{k} \Omega$. | I |
| 42 | - | $\mathrm{V}_{\mathrm{CC} 1}$ : <br> Pin to provide power supply to the upmixer and output amplifier circuit. This pin is connected to the built-in stabilized power supply circuit and provides stable bias voltage without being affected by $\mathrm{V}_{\mathrm{CC}}$ or temperature changes as much as possible. | - |
| 43 |  | TXO: <br> RF output pin connected to the output amplifier circuit and has emitter follower output. | O |
| 44 | - | GNDO: <br> Ground pin for the up-mixer and output amplifier circuit. This pin is a highfrequency ground pin. Therefore, keep the grounding surface wide to lower the impedance. | - |

## Technical Data

## 1. Serial data interface specifications

Carrier data is transferred in 23-bit serial data transfer. The serial data is set at the clock falling edge and latched onto the synthesizer at the clock rising edge. It is necessary to input a single STROBE pulse when the 23-bit serial data transfer is completed.

1) Serial interface of 1 st synthesizer

1st synthesizer serial data input format
MSB LSB

| N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | PD | P | TC | C1 | C0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


(1) Control bit

| C0 | C1 |  |
| :---: | :---: | :--- |
| 1 | 0 | 1st synthesizer $R$ counter frequency <br> dividing ratio setting |
| 1 | 1 | 1st synthesizer A / N counter frequency <br> dividing ratio setting |

(2) Test contents

|  | T0 | T1 |
| :--- | :---: | :---: |
| 2nd synthesizer R counter output | 0 | 0 |
| 2nd synthesizer N counter output | 0 | 1 |
| 1st synthesizer R counter output | 1 | 0 |
| 1st synthesizer N counter output | 1 | 1 |

(3) Data contents
\(\left.$$
\begin{array}{c|c|c|c|c}\hline & \begin{array}{c}\text { PD } \\
\text { Phase comparator } \\
\text { polarity selection }\end{array} & \begin{array}{c}\text { Prescaler frequency } \\
\text { dividing ratio }\end{array}
$$ \& \begin{array}{c}TC <br>
Counter test <br>

mode setting\end{array} \& Output pin test\end{array}\right]\)| OD output | normal |  |  |
| :---: | :---: | :---: | :---: |
| 0 | negative | $128 / 129$ | Counter output |

2) Serial transfer timing

Timing chart

Data


Clock


STROBE $\qquad$

## Technical Data (continued)

2. 2nd synthesizer frequency dividing ratio

Set frequency (frequency dividing ratio) $\mathrm{f}_{\text {out } 2}=233.15 \mathrm{MHz}, \mathrm{f}_{\mathrm{r}}=50 \mathrm{kHz},(\mathrm{P}=16, \mathrm{~N}=291, \mathrm{~A}=7, \mathrm{R}=384$ fixed $)$ Reference frequency $\mathrm{f}_{\text {REFIN }}=19.2 \mathrm{MHz}$

MSB LSB

| N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | X | X | X | A3 | A2 | A1 | A0 | PD | P | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |


| X | X | X | X | X | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | X | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## 3. Unlock detection and LD output specifications

1) The AND of the LD signal (2) of the 1st synthesizer block and the LD signal (3) of the 2nd synthesizer block is output.
2) 1st synthesizer block

When the synthesizer block is locked, the LD output level will be high. When the synthesizer block is unlocked, the LD output level will be low. The detection time is $3.3 \mu \mathrm{~s}$. As for the precision of detection, unlock output turns on if the devided frequency output of the circuit is $(52 \times 4) \mathrm{ns}$ slower or faster than it should be at the frequency $\mathrm{f}_{\text {ref }}$ of 300 kHz . The lock signal is output in power save mode.
3) 2nd synthesizer block

When the synthesizer block is locked, the LD output level will be high. When the synthesizer block is unlocked, the LD output level will be low. The detection time is $20 \mu \mathrm{~s}$. As for the precision of detection, unlock output turns on if the devided frequency output of the circuit is $(52 \times 4)$ ns slower or faster than it should be at the frequency $\mathrm{f}_{\text {ref }}$ of 50 kHz . The lock signal is output in power save mode.

| 1st synthesizer | 2nd synthesizer | LD output |
| :---: | :---: | :---: |
| Lock or power save mode | Lock or power save mode | High |
| Unlock | Lock or power save mode | Low |
| Lock or power save mode | Unlock | Low |
| Unlock | Unlock | Low |

## 4. Other specifications

1) Clock, Data, and STROBE all are high-active logics.
2) When the IC is turned on, set the IC to power save mode by setting both PS1 and PS2 to low-level. After serial data is input, set the IC to operating mode by setting both PS1 and PS2 to high-level.

Technical Data (continued)
3. TX-RX burst / intermittent reception lockup time


Unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$, and $\mathrm{f}_{\text {REF }}=19.2 \mathrm{MHz}$.
The lockup time means converging time into $\pm 1 \mathrm{kHz}$.

1) Test circuit

2) Serial control timing
(1) At TX-RX burst
(2) At intermittent reception


Technical Data (continued)
4. Oscillator frequency by channel ( $\mathrm{f}_{\text {RFIN }}$ )

| ch | $\mathrm{f}_{\text {RFIN }}<\mathrm{TX}>(\mathrm{MHz})$ | $\mathrm{f}_{\text {RFIN }}<\mathrm{RX}>(\mathrm{MHz})$ | ch | $\mathrm{f}_{\mathrm{RFIN}}<\mathrm{TX}>(\mathrm{MHz})$ | $\mathrm{f}_{\text {RFIN }}<\mathrm{RX}>(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 251 | 1660.5 | 1649.7 | 31 | 1671.0 | 1660.2 |
| 252 | 1660.8 | 1650.0 | 32 | 1671.3 | 1660.5 |
| 253 | 1666.1 | 1650.3 | 33 | 1671.6 | 1660.8 |
| 254 | 1666.4 | 1650.6 | 34 | 1671.9 | 1661.1 |
| 255 | 1666.7 | 1650.9 | 35 | 1672.2 | 1661.4 |
| 1 | 1662.0 | 1651.2 | 36 | 1672.5 | 1661.7 |
| 2 | 1662.3 | 1651.5 | 37 | 1672.8 | 1662.0 |
| 3 | 1662.6 | 1651.8 | 38 | 1673.1 | 1662.3 |
| 4 | 1662.9 | 1652.1 | 39 | 1673.4 | 1662.6 |
| 5 | 1663.2 | 1652.4 | 40 | 1673.7 | 1662.9 |
| 6 | 1663.5 | 1652.7 | 41 | 1674.0 | 1663.2 |
| 7 | 1663.8 | 1653.0 | 42 | 1674.3 | 1663.5 |
| 8 | 1664.1 | 1653.3 | 43 | 1674.6 | 1663.8 |
| 9 | 1664.4 | 1653.6 | 44 | 1674.9 | 1664.1 |
| 10 | 1664.7 | 1653.9 | 45 | 1675.2 | 1664.4 |
| 11 | 1665.0 | 1654.2 | 46 | 1675.5 | 1664.7 |
| 12 | 1665.3 | 1654.5 | 47 | 1675.8 | 1665.0 |
| 13 | 1665.6 | 1654.8 | 48 | 1676.1 | 1665.3 |
| 14 | 1665.9 | 1655.1 | 49 | 1676.4 | 1665.6 |
| 15 | 1666.2 | 1655.4 | 50 | 1676.7 | 1665.9 |
| 16 | 1666.5 | 1655.7 | 51 | 1677.0 | 1666.2 |
| 17 | 1666.8 | 1656.0 | 52 | 1677.3 | 1666.5 |
| 18 | 1667.1 | 1656.3 | 53 | 1677.6 | 1666.8 |
| 19 | 1667.4 | 1656.6 | 54 | 1677.9 | 1667.1 |
| 20 | 1667.7 | 1656.9 | 55 | 1678.2 | 1667.4 |
| 21 | 1668.0 | 1657.2 | 56 | 1678.5 | 1667.7 |
| 22 | 1668.3 | 1657.5 | 57 | 1678.8 | 1668.0 |
| 23 | 1668.6 | 1657.8 | 58 | 1679.1 | 1668.3 |
| 24 | 1668.9 | 1658.1 | 59 | 1679.4 | 1668.6 |
| 25 | 1669.2 | 1658.4 | 60 | 1679.7 | 1668.9 |
| 26 | 1669.5 | 1658.7 | 61 | 1680.0 | 1669.2 |
| 27 | 1669.8 | 1659.0 | 62 | 1680.3 | 1669.5 |
| 28 | 1670.1 | 1659.3 | 63 | 1680.6 | 1669.8 |
| 29 | 1670.4 | 1659.6 | 64 | 1680.9 | 1670.1 |
| 30 | 1670.7 | 1659.9 | 65 | 1681.2 | 1670.4 |

Technical Data (continued)
4. Oscillator frequency by channel ( $\mathrm{f}_{\text {RFIN }}$ ) (continued)

| ch | $f_{\text {RFIN }}<T X>(M H z)$ | $f_{\text {RFIN }}<R X>(M H z)$ | $c h$ | $f_{\text {RFIN }}<T X>(M H z)$ | $f_{R F I N}<R X>(M H z)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 66 | 1681.5 | 1670.7 | 77 | 1684.8 | 1674.0 |  |
| 67 | 1681.8 | 1671.0 | 78 | 1685.1 | 1674.3 |  |
| 68 | 1682.1 | 1671.3 | 79 | 1685.4 | 1674.6 |  |
| 69 | 1682.4 | 1671.6 | 80 | 1685.7 | 1674.9 |  |
| 70 | 1682.7 | 1671.9 | 81 | 1686.0 | 1675.2 |  |
| 71 | 1683.0 | 1672.2 | 82 | 1686.3 | 1675.5 |  |
| 72 | 1683.3 | 1672.5 | max. | 1686.3 | 1649.7 |  |
| 73 | 1683.6 | 1672.8 |  | $(1 s t)$ | $(2 \mathrm{nd})$ |  |
| 74 | 1683.9 | 1673.1 | Inter- | 1662.6 | 233.15 |  |
| 75 | 1684.2 | 1673.4 | mittent |  |  |  |
| 76 | 1684.5 | 1673.7 |  |  |  |  |

5. $P_{D}-T_{a}$ curves of QFN044-P-0606A


## Technical Data (continued)

## 6. Main characteristics



AN6591FJM Mix.I / O characteristics

0
0
0
0
0
0
0
0
0
0
0
0
0


AN6591FJM Lim. characteristics


Note) 1. Unless otherwise specified, the test conditions conform to electrical characteristics.
2. The values in the above are reference values for designing and not guaranteed.

## Technical Data (continued)

6. Main characteristics (continued)

AN6591FJM RSSI characteristics


AN6591FJM Mix. characteristics


Local input level ( dBm )

AN6591FJM Mix. characteristics


Note) 1. Unless otherwise specified, the test conditions conform to electrical characteristics.
2. The values in the above are reference values for designing and not guaranteed.

## Request for your special attention and precautions in using the technical information and semiconductors described in this material

(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
(2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
(3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material.
(4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
(5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
(6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
(7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
(8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.

